Merge pull request #2819 from openmv/fix_n6_ic_source
Some checks failed
🔥 Firmware Build / build-firmware (ARDUINO_GIGA) (push) Has been cancelled
🔥 Firmware Build / build-firmware (ARDUINO_NANO_33_BLE_SENSE) (push) Has been cancelled
🔥 Firmware Build / build-firmware (ARDUINO_NANO_RP2040_CONNECT) (push) Has been cancelled
🔥 Firmware Build / build-firmware (ARDUINO_NICLA_VISION) (push) Has been cancelled
🔥 Firmware Build / build-firmware (ARDUINO_PORTENTA_H7) (push) Has been cancelled
🔥 Firmware Build / build-firmware (DOCKER) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV2) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV3) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV4) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV4P) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMVPT) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV_AE3) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV_N6) (push) Has been cancelled
🔥 Firmware Build / build-firmware (OPENMV_RT1060) (push) Has been cancelled
🔥 Firmware Build / code-size-report (push) Has been cancelled
🔥 Firmware Build / stable-release (push) Has been cancelled
🔥 Firmware Build / development-release (push) Has been cancelled

ports/stm32: Revert N6 slow-peripheral IC clock source.
This commit is contained in:
Ibrahim Abdelkader 2025-08-19 14:54:43 +03:00 committed by GitHub
commit 29f07312f8
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
2 changed files with 6 additions and 6 deletions

View File

@ -101,9 +101,9 @@
#define OMV_RCC_IC10_SOURCE (RCC_ICCLKSOURCE_PLL1)
#define OMV_RCC_IC10_CLKDIV (8)
// Used by MicroPython UART and SPI
#define OMV_RCC_IC9_SOURCE (RCC_ICCLKSOURCE_PLL1)
#define OMV_RCC_IC9_CLKDIV (8)
// Used by MicroPython for slow peripherals.
#define OMV_RCC_IC14_SOURCE (RCC_ICCLKSOURCE_PLL1)
#define OMV_RCC_IC14_CLKDIV (8)
#define OMV_RCC_IC15_SOURCE (RCC_ICCLKSOURCE_PLL1)
#define OMV_RCC_IC15_CLKDIV (16)
@ -115,8 +115,8 @@
#define OMV_RCC_IC18_CLKDIV (60)
#define OMV_OSC_I2C3_SOURCE (RCC_I2C3CLKSOURCE_IC10)
#define OMV_OSC_SPI5_SOURCE (RCC_SPI5CLKSOURCE_IC9)
#define OMV_OSC_USART2_SOURCE (RCC_USART2CLKSOURCE_IC9)
#define OMV_OSC_SPI5_SOURCE (RCC_SPI5CLKSOURCE_IC14)
#define OMV_OSC_USART2_SOURCE (RCC_USART2CLKSOURCE_IC14)
#define OMV_OSC_DCMIPP_SOURCE (RCC_DCMIPPCLKSOURCE_IC17)
#define OMV_OSC_CSI_SOURCE (0) // has one clock source IC18

@ -1 +1 @@
Subproject commit b806ed73202ee19d0187ab1094b251a8405c40ff
Subproject commit 034e21a74587e6dee72a89e04ca93e810804c181