mirror of
https://github.com/openmv/openmv.git
synced 2025-11-04 14:49:50 +08:00
Merge pull request #1720 from openmv/openmv4_pro_flir
boards/OPENMV4_PRO: Enable FLIR Lepton sensor driver.
This commit is contained in:
commit
4921275987
@ -58,7 +58,7 @@
|
||||
#define OMV_ENABLE_OV9650 (1)
|
||||
#define OMV_ENABLE_MT9M114 (1)
|
||||
#define OMV_ENABLE_MT9V0XX (1)
|
||||
#define OMV_ENABLE_LEPTON (0)
|
||||
#define OMV_ENABLE_LEPTON (1)
|
||||
#define OMV_ENABLE_HM01B0 (0)
|
||||
#define OMV_ENABLE_PAJ6100 (1)
|
||||
#define OMV_ENABLE_FROGEYE2020 (1)
|
||||
@ -113,11 +113,13 @@
|
||||
#define OMV_OSC_PLL2VCO (RCC_PLL2VCOWIDE)
|
||||
#define OMV_OSC_PLL2FRAC (0)
|
||||
|
||||
// PLL3 160MHz for ADC and SPI123
|
||||
// PLL3P 160MHz for SPI123
|
||||
// PLL3Q 80MHz for SPI6
|
||||
// PLL3R 160MHz for ADC
|
||||
#define OMV_OSC_PLL3M (6)
|
||||
#define OMV_OSC_PLL3N (80)
|
||||
#define OMV_OSC_PLL3P (2)
|
||||
#define OMV_OSC_PLL3Q (2)
|
||||
#define OMV_OSC_PLL3Q (4)
|
||||
#define OMV_OSC_PLL3R (2)
|
||||
#define OMV_OSC_PLL3VCI (RCC_PLL3VCIRANGE_2)
|
||||
#define OMV_OSC_PLL3VCO (RCC_PLL3VCOWIDE)
|
||||
@ -129,6 +131,7 @@
|
||||
#define OMV_OSC_RNG_CLKSOURCE RCC_RNGCLKSOURCE_HSI48
|
||||
#define OMV_OSC_ADC_CLKSOURCE RCC_ADCCLKSOURCE_PLL3
|
||||
#define OMV_OSC_SPI123_CLKSOURCE RCC_SPI123CLKSOURCE_PLL3
|
||||
#define OMV_OSC_SPI6_CLKSOURCE RCC_SPI6CLKSOURCE_PLL3
|
||||
|
||||
// HSE/HSI/CSI State
|
||||
#define OMV_OSC_LSE_STATE (RCC_LSE_BYPASS)
|
||||
@ -152,6 +155,7 @@
|
||||
#define OMV_JPEG_MEMORY DRAM // JPEG buffer memory buffer.
|
||||
#define OMV_JPEG_MEMORY_OFFSET (31M) // JPEG buffer is placed after FB/fballoc memory.
|
||||
#define OMV_VOSPI_MEMORY SRAM4 // VoSPI buffer memory.
|
||||
#define OMV_VOSPI_MEMORY_OFFSET (4K) // First 4K reserved for D3 DMA buffers.
|
||||
#define OMV_FB_OVERLAY_MEMORY AXI_SRAM // Fast fb_alloc memory.
|
||||
#define OMV_FB_OVERLAY_MEMORY_OFFSET (496*1024) // Fast fb_alloc memory size.
|
||||
#define OMV_CYW43_MEMORY FLASH_EXT // CYW43 firmware in external flash mmap'd flash.
|
||||
@ -201,11 +205,10 @@
|
||||
#define OMV_DMA_REGION_D2_SIZE MPU_REGION_SIZE_32KB
|
||||
|
||||
// Domain 3 DMA buffers region.
|
||||
// Used for VOSPI memory.
|
||||
//#define OMV_DMA_MEMORY_D3 SRAM4
|
||||
//#define OMV_DMA_MEMORY_D3_SIZE (64*1024) // Reserved memory for DMA buffers
|
||||
//#define OMV_DMA_REGION_D3_BASE (OMV_SRAM4_ORIGIN+(0*1024))
|
||||
//#define OMV_DMA_REGION_D3_SIZE MPU_REGION_SIZE_64KB
|
||||
#define OMV_DMA_MEMORY_D3 SRAM4
|
||||
#define OMV_DMA_MEMORY_D3_SIZE (4*1024) // Reserved memory for DMA buffers
|
||||
#define OMV_DMA_REGION_D3_BASE (OMV_SRAM4_ORIGIN+(0*1024))
|
||||
#define OMV_DMA_REGION_D3_SIZE MPU_REGION_SIZE_4KB
|
||||
|
||||
// AXI QoS - Low-High (0:15) - default 0
|
||||
#define OMV_AXI_QOS_MDMA_R_PRI 15 // Max pri to move data.
|
||||
@ -312,42 +315,41 @@
|
||||
#define DCMI_VSYNC_EXTI_GPIO (EXTI_GPIOG)
|
||||
#define DCMI_VSYNC_EXTI_SHARED (0)
|
||||
|
||||
#if 0
|
||||
#define ISC_SPI (SPI3)
|
||||
// SPI1/2/3 clock source is PLL3 (160MHz/8 == 20MHz) - Minimum (164*240*8*27 = 8,501,760Hz)
|
||||
#define ISC_SPI_PRESCALER (SPI_BAUDRATEPRESCALER_8)
|
||||
#define ISC_SPI (SPI6)
|
||||
// SPI6 clock source is PLL3Q (80MHz/4 == 20MHz) - Minimum (164*240*8*27 = 8,501,760Hz)
|
||||
#define ISC_SPI_PRESCALER (SPI_BAUDRATEPRESCALER_4)
|
||||
|
||||
#define ISC_SPI_IRQn (SPI3_IRQn)
|
||||
#define ISC_SPI_IRQHandler (SPI3_IRQHandler)
|
||||
#define ISC_SPI_IRQn (SPI6_IRQn)
|
||||
#define ISC_SPI_IRQHandler (SPI6_IRQHandler)
|
||||
|
||||
#define ISC_SPI_DMA_IRQn (DMA1_Stream0_IRQn)
|
||||
#define ISC_SPI_DMA_STREAM (DMA1_Stream0)
|
||||
#define ISC_SPI_DMA_IRQn (BDMA_Channel1_IRQn)
|
||||
#define ISC_SPI_DMA_STREAM (BDMA_Channel1)
|
||||
|
||||
#define ISC_SPI_DMA_REQUEST (DMA_REQUEST_SPI3_RX)
|
||||
#define ISC_SPI_DMA_IRQHandler (DMA1_Stream0_IRQHandler)
|
||||
#define ISC_SPI_DMA_REQUEST (BDMA_REQUEST_SPI6_RX)
|
||||
#define ISC_SPI_DMA_IRQHandler (BDMA_Channel1_IRQHandler)
|
||||
|
||||
#define ISC_SPI_RESET() __HAL_RCC_SPI3_FORCE_RESET()
|
||||
#define ISC_SPI_RELEASE() __HAL_RCC_SPI3_RELEASE_RESET()
|
||||
#define ISC_SPI_RESET() __HAL_RCC_SPI6_FORCE_RESET()
|
||||
#define ISC_SPI_RELEASE() __HAL_RCC_SPI6_RELEASE_RESET()
|
||||
|
||||
#define ISC_SPI_CLK_ENABLE() __HAL_RCC_SPI3_CLK_ENABLE()
|
||||
#define ISC_SPI_CLK_DISABLE() __HAL_RCC_SPI3_CLK_DISABLE()
|
||||
#define ISC_SPI_CLK_ENABLE() __HAL_RCC_SPI6_CLK_ENABLE()
|
||||
#define ISC_SPI_CLK_DISABLE() __HAL_RCC_SPI6_CLK_DISABLE()
|
||||
#define ISC_SPI_DMA_CLK_ENABLE() __HAL_RCC_BDMA_CLK_ENABLE()
|
||||
|
||||
#define ISC_SPI_SCLK_PIN (GPIO_PIN_3)
|
||||
#define ISC_SPI_SCLK_PORT (GPIOB)
|
||||
#define ISC_SPI_SCLK_AF (GPIO_AF6_SPI3)
|
||||
#define ISC_SPI_SCLK_PIN (GPIO_PIN_13)
|
||||
#define ISC_SPI_SCLK_PORT (GPIOG)
|
||||
#define ISC_SPI_SCLK_AF (GPIO_AF5_SPI6)
|
||||
|
||||
#define ISC_SPI_MISO_PIN (GPIO_PIN_4)
|
||||
#define ISC_SPI_MISO_PORT (GPIOB)
|
||||
#define ISC_SPI_MISO_AF (GPIO_AF6_SPI3)
|
||||
#define ISC_SPI_MISO_PIN (GPIO_PIN_12)
|
||||
#define ISC_SPI_MISO_PORT (GPIOG)
|
||||
#define ISC_SPI_MISO_AF (GPIO_AF5_SPI6)
|
||||
|
||||
#define ISC_SPI_MOSI_PIN (GPIO_PIN_5)
|
||||
#define ISC_SPI_MOSI_PORT (GPIOB)
|
||||
#define ISC_SPI_MOSI_AF (GPIO_AF7_SPI3)
|
||||
#define ISC_SPI_MOSI_PIN (GPIO_PIN_14)
|
||||
#define ISC_SPI_MOSI_PORT (GPIOG)
|
||||
#define ISC_SPI_MOSI_AF (GPIO_AF5_SPI6)
|
||||
|
||||
#define ISC_SPI_SSEL_PIN (GPIO_PIN_15)
|
||||
#define ISC_SPI_SSEL_PORT (GPIOA)
|
||||
#define ISC_SPI_SSEL_AF (GPIO_AF6_SPI3)
|
||||
#endif
|
||||
#define ISC_SPI_SSEL_AF (GPIO_AF7_SPI6)
|
||||
|
||||
#define IMU_CHIP_LSM6DS3 (1)
|
||||
#define OMV_IMU_X_Y_ROTATION_DEGREES 0
|
||||
@ -407,9 +409,10 @@
|
||||
#define OMV_ENABLE_FIR_MLX90640 (1)
|
||||
#define OMV_ENABLE_FIR_MLX90641 (1)
|
||||
#define OMV_ENABLE_FIR_AMG8833 (1)
|
||||
#define OMV_ENABLE_FIR_LEPTON (1)
|
||||
#define OMV_ENABLE_FIR_LEPTON (0)
|
||||
#define OMV_ENABLE_TOF_VL53L5CX (1)
|
||||
|
||||
#if 0
|
||||
// FIR Lepton
|
||||
#define OMV_FIR_LEPTON_I2C_BUS (FIR_I2C_ID)
|
||||
#define OMV_FIR_LEPTON_I2C_BUS_SPEED (FIR_I2C_SPEED)
|
||||
@ -432,6 +435,7 @@
|
||||
#define OMV_FIR_LEPTON_CS_PORT (GPIOA)
|
||||
#define OMV_FIR_LEPTON_CS_HIGH() HAL_GPIO_WritePin(OMV_FIR_LEPTON_CS_PORT, OMV_FIR_LEPTON_CS_PIN, GPIO_PIN_SET)
|
||||
#define OMV_FIR_LEPTON_CS_LOW() HAL_GPIO_WritePin(OMV_FIR_LEPTON_CS_PORT, OMV_FIR_LEPTON_CS_PIN, GPIO_PIN_RESET)
|
||||
#endif
|
||||
|
||||
// Enable additional GPIO banks for DRAM...
|
||||
#define OMV_ENABLE_GPIO_BANK_F
|
||||
|
||||
Loading…
Reference in New Issue
Block a user