mirror of
https://github.com/openmv/openmv.git
synced 2025-11-04 14:49:50 +08:00
boards/All: Set hardware cropping flag for all st/nxp boards.
This commit is contained in:
parent
14fbe44d4a
commit
51e6fd2912
@ -201,6 +201,7 @@
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_H9_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_H10_DCMI)
|
||||
|
||||
@ -198,6 +198,7 @@
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM3_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK1Freq()
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_C6_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_C7_DCMI)
|
||||
|
||||
@ -210,6 +210,7 @@
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_H9_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_H10_DCMI)
|
||||
|
||||
@ -71,6 +71,7 @@
|
||||
#define OMV_CSI_TIM_CHANNEL (TIM_CHANNEL_1)
|
||||
#define OMV_CSI_TIM_CLK_ENABLE() __TIM1_CLK_ENABLE()
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_RESET_PIN (GPIO_PIN_10)
|
||||
#define OMV_CSI_RESET_PORT (GPIOA)
|
||||
|
||||
@ -125,6 +125,7 @@
|
||||
#define OMV_CSI_TIM_CLK_ENABLE() __TIM1_CLK_ENABLE()
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_C6_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_C7_DCMI)
|
||||
|
||||
@ -124,6 +124,7 @@
|
||||
#define OMV_CSI_TIM_CLK_ENABLE() __TIM1_CLK_ENABLE()
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_C6_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_C7_DCMI)
|
||||
|
||||
@ -202,6 +202,7 @@
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_C6_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_C7_DCMI)
|
||||
|
||||
@ -227,6 +227,7 @@
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_A9_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_A10_DCMI)
|
||||
|
||||
@ -210,6 +210,7 @@
|
||||
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
|
||||
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_C6_DCMI)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_C7_DCMI)
|
||||
|
||||
@ -204,6 +204,7 @@
|
||||
#define OMV_CSI_XCLK_FREQUENCY (12000000)
|
||||
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
|
||||
#define OMV_CSI_HW_SWAP_ENABLE (1)
|
||||
#define OMV_CSI_HW_CROP_ENABLE (1)
|
||||
|
||||
#define OMV_CSI_D0_PIN (&omv_pin_DCMI_D0)
|
||||
#define OMV_CSI_D1_PIN (&omv_pin_DCMI_D1)
|
||||
|
||||
Loading…
Reference in New Issue
Block a user