boards/all: Update board config files.

More fine-grained control over which sources get built.

Signed-off-by: iabdalkader <i.abdalkader@gmail.com>
This commit is contained in:
iabdalkader 2025-04-15 18:37:49 +02:00
parent 38e9cddad7
commit b9e20f3749
15 changed files with 28 additions and 9 deletions

View File

@ -66,7 +66,6 @@
#define OMV_FIR_MLX90640_ENABLE (1) #define OMV_FIR_MLX90640_ENABLE (1)
#define OMV_FIR_MLX90641_ENABLE (1) #define OMV_FIR_MLX90641_ENABLE (1)
#define OMV_FIR_AMG8833_ENABLE (1) #define OMV_FIR_AMG8833_ENABLE (1)
#define OMV_FIR_LEPTON_ENABLE (0)
// UMM heap block size // UMM heap block size
#define OMV_UMM_BLOCK_SIZE 256 #define OMV_UMM_BLOCK_SIZE 256

View File

@ -15,6 +15,7 @@ OMV_BOARD_CFLAGS = -DCORE_CM7 \
OMV_ENABLE_BL=0 OMV_ENABLE_BL=0
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_LWIP = 1 MICROPY_PY_LWIP = 1
MICROPY_PY_SSL = 1 MICROPY_PY_SSL = 1

View File

@ -13,9 +13,10 @@ OMV_BOARD_CFLAGS = -DNRF52_SERIES \
-DBLUETOOTH_SD=140 \ -DBLUETOOTH_SD=140 \
-DCONFIG_GPIO_AS_PINRESET -DCONFIG_GPIO_AS_PINRESET
DFU_DEVICE=0x0483:0xdf11 DFU_DEVICE=0x0483:0xdf11
MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB=1 MICROPY_PY_ULAB=1
MICROPY_PY_AUDIO=1 MICROPY_PY_AUDIO=1
MICROPY_PY_DISPLAY = 0 MICROPY_PY_DISPLAY = 0
MICROPY_PY_TV = 0 MICROPY_PY_TV = 0
MICROPY_PY_BUZZER = 0 MICROPY_PY_BUZZER = 0
MICROPY_PY_CSI = 1

View File

@ -15,7 +15,9 @@ OMV_BOARD_CFLAGS = -DCORE_CM7 \
-DCYW43_BT_FIRMWARE_INCLUDE_FILE="\"$(TOP_DIR)/$(CYW4343_FW_DIR)/cyw4343_btfw.h\"" -DCYW43_BT_FIRMWARE_INCLUDE_FILE="\"$(TOP_DIR)/$(CYW4343_FW_DIR)/cyw4343_btfw.h\""
OMV_ENABLE_BL = 0 OMV_ENABLE_BL = 0
OMV_ENABLE_UVC = 1 OMV_ENABLE_UVC = 1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 0 MICROPY_PY_WINC1500 = 0
MICROPY_PY_IMU = 1 MICROPY_PY_IMU = 1

View File

@ -14,7 +14,9 @@ OMV_BOARD_CFLAGS = -DCORE_CM7 \
-DCYW43_BT_FIRMWARE_INCLUDE_FILE="\"$(TOP_DIR)/$(CYW4343_FW_DIR)/cyw4343_btfw.h\"" -DCYW43_BT_FIRMWARE_INCLUDE_FILE="\"$(TOP_DIR)/$(CYW4343_FW_DIR)/cyw4343_btfw.h\""
OMV_ENABLE_BL=0 OMV_ENABLE_BL=0
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 0 MICROPY_PY_WINC1500 = 0
MICROPY_PY_LWIP = 1 MICROPY_PY_LWIP = 1

View File

@ -9,7 +9,9 @@ OMV_HSE_VALUE=12000000
DFU_DEVICE=0x0483:0xdf11 DFU_DEVICE=0x0483:0xdf11
OMV_ENABLE_BL=1 OMV_ENABLE_BL=1
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_WINC1500 = 1 MICROPY_PY_WINC1500 = 1
MICROPY_PY_DISPLAY = 1 MICROPY_PY_DISPLAY = 1
MICROPY_PY_TV = 1 MICROPY_PY_TV = 1

View File

@ -9,7 +9,9 @@ OMV_HSE_VALUE=12000000
DFU_DEVICE=0x0483:0xdf11 DFU_DEVICE=0x0483:0xdf11
OMV_ENABLE_BL=1 OMV_ENABLE_BL=1
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 1 MICROPY_PY_WINC1500 = 1
MICROPY_PY_DISPLAY = 1 MICROPY_PY_DISPLAY = 1

View File

@ -10,7 +10,9 @@ OMV_BOOT_ADDR=0x08000000
OMV_HSE_VALUE=12000000 OMV_HSE_VALUE=12000000
OMV_ENABLE_BL=1 OMV_ENABLE_BL=1
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 1 MICROPY_PY_WINC1500 = 1
MICROPY_PY_DISPLAY = 1 MICROPY_PY_DISPLAY = 1

View File

@ -48,8 +48,6 @@
#define OMV_MT9M114_ENABLE (1) #define OMV_MT9M114_ENABLE (1)
#define OMV_MT9V0XX_ENABLE (1) #define OMV_MT9V0XX_ENABLE (1)
#define OMV_LEPTON_ENABLE (1) #define OMV_LEPTON_ENABLE (1)
#define OMV_GENX320_ENABLE (1)
#define OMV_GENX320_EHC_ENABLE (1)
#define OMV_PAG7920_ENABLE (1) #define OMV_PAG7920_ENABLE (1)
#define OMV_PAJ6100_ENABLE (1) #define OMV_PAJ6100_ENABLE (1)
#define OMV_FROGEYE2020_ENABLE (1) #define OMV_FROGEYE2020_ENABLE (1)

View File

@ -10,7 +10,11 @@ OMV_BOOT_ADDR=0x08000000
OMV_HSE_VALUE=12000000 OMV_HSE_VALUE=12000000
OMV_ENABLE_BL=1 OMV_ENABLE_BL=1
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
OMV_GENX320_ENABLE=1
OMV_GENX320_EHC_ENABLE=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 1 MICROPY_PY_WINC1500 = 1
MICROPY_PY_DISPLAY = 1 MICROPY_PY_DISPLAY = 1

View File

@ -10,7 +10,9 @@ OMV_BOOT_ADDR=0x08000000
OMV_HSE_VALUE=12000000 OMV_HSE_VALUE=12000000
OMV_ENABLE_BL=1 OMV_ENABLE_BL=1
OMV_ENABLE_UVC=1 OMV_ENABLE_UVC=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 1 MICROPY_PY_WINC1500 = 1
MICROPY_PY_DISPLAY = 1 MICROPY_PY_DISPLAY = 1

View File

@ -67,7 +67,6 @@ extern unsigned char OMV_BOARD_UID_ADDR[12]; // Unique address.
#define OMV_FIR_MLX90641_ENABLE (0) #define OMV_FIR_MLX90641_ENABLE (0)
#define OMV_FIR_AMG8833_ENABLE (1) #define OMV_FIR_AMG8833_ENABLE (1)
#define OMV_FIR_LEPTON_ENABLE (0) #define OMV_FIR_LEPTON_ENABLE (0)
#define OMV_TOF_VL53L5CX_ENABLE (1)
// Debugging configuration. // Debugging configuration.
#define OMV_TUSBDBG_ENABLE (CORE_M55_HP) #define OMV_TUSBDBG_ENABLE (CORE_M55_HP)

View File

@ -11,9 +11,12 @@ JLINK_DEVICE=AE302F80F55D5_HP
OMV_BOOT_ADDR=0x80000000 OMV_BOOT_ADDR=0x80000000
OMV_FIRM_ADDR=0x80020000 OMV_FIRM_ADDR=0x80020000
OMV_HSE_VALUE=12000000 OMV_HSE_VALUE=12000000
OMV_LEPTON_SDK_ENABLE=1
OMV_TOF_VL53L5CX_ENABLE=1
MICROPY_PY_CSI = $(CORE_M55_HP) MICROPY_PY_CSI = $(CORE_M55_HP)
MICROPY_PY_ULAB = 1 MICROPY_PY_FIR = 1
MICROPY_PY_TOF = 1 MICROPY_PY_TOF = 1
MICROPY_PY_ULAB = 1
MICROPY_PY_IMU = 1 MICROPY_PY_IMU = 1
MICROPY_PY_AUDIO = 1 MICROPY_PY_AUDIO = 1
MICROPY_PY_ML = 1 MICROPY_PY_ML = 1

View File

@ -41,10 +41,7 @@
#define OMV_MT9M114_ENABLE (1) #define OMV_MT9M114_ENABLE (1)
#define OMV_MT9V0XX_ENABLE (1) #define OMV_MT9V0XX_ENABLE (1)
#define OMV_BOSON_ENABLE (1)
#define OMV_LEPTON_ENABLE (1) #define OMV_LEPTON_ENABLE (1)
#define OMV_GENX320_ENABLE (1)
#define OMV_GENX320_EHC_ENABLE (1)
#define OMV_PAG7920_ENABLE (1) #define OMV_PAG7920_ENABLE (1)
#define OMV_PAJ6100_ENABLE (1) #define OMV_PAJ6100_ENABLE (1)
#define OMV_FROGEYE2020_ENABLE (1) #define OMV_FROGEYE2020_ENABLE (1)

View File

@ -8,7 +8,12 @@ OMV_BOARD_CFLAGS=-DBOARD_FLASH_SIZE=0x1000000
OMV_FIRM_BASE=0x60000000 OMV_FIRM_BASE=0x60000000
OMV_FIRM_ADDR=0x60000000 OMV_FIRM_ADDR=0x60000000
OMV_HSE_VALUE=12000000 OMV_HSE_VALUE=12000000
OMV_BOSON_ENABLE=1
OMV_GENX320_ENABLE=1
OMV_GENX320_EHC_ENABLE=1
OMV_LEPTON_SDK_ENABLE=1
MICROPY_PY_CSI = 1 MICROPY_PY_CSI = 1
MICROPY_PY_FIR = 1
MICROPY_PY_ULAB = 1 MICROPY_PY_ULAB = 1
MICROPY_PY_LWIP = 1 MICROPY_PY_LWIP = 1
MICROPY_PY_SSL = 1 MICROPY_PY_SSL = 1