Merge pull request #2450 from openmv/remove_omv_pro

boards: Remove pro board.
This commit is contained in:
Ibrahim Abdelkader 2024-10-11 15:31:44 +03:00 committed by GitHub
commit d6d8dbaae9
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
7 changed files with 0 additions and 609 deletions

View File

@ -1,154 +0,0 @@
/*
* This file is part of the OpenMV project.
*
* Copyright (c) 2013-2021 Ibrahim Abdelkader <iabdalkader@openmv.io>
* Copyright (c) 2013-2021 Kwabena W. Agyeman <kwagyeman@openmv.io>
*
* This work is licensed under the MIT license, see the file LICENSE for details.
*
* Image library configuration.
*/
#ifndef __IMLIB_CONFIG_H__
#define __IMLIB_CONFIG_H__
// Enable Image I/O
#define IMLIB_ENABLE_IMAGE_IO
// Enable Image File I/O
#define IMLIB_ENABLE_IMAGE_FILE_IO
// Enable LAB LUT
#define IMLIB_ENABLE_LAB_LUT
// Enable YUV LUT
//#define IMLIB_ENABLE_YUV_LUT
// Enable ISP ops
#define IMLIB_ENABLE_ISP_OPS
// Enable binary ops
#define IMLIB_ENABLE_BINARY_OPS
// Enable math ops
#define IMLIB_ENABLE_MATH_OPS
// Enable flood_fill()
#define IMLIB_ENABLE_FLOOD_FILL
// Enable mean()
#define IMLIB_ENABLE_MEAN
// Enable median()
#define IMLIB_ENABLE_MEDIAN
// Enable mode()
#define IMLIB_ENABLE_MODE
// Enable midpoint()
#define IMLIB_ENABLE_MIDPOINT
// Enable morph()
#define IMLIB_ENABLE_MORPH
// Enable Gaussian
#define IMLIB_ENABLE_GAUSSIAN
// Enable Laplacian
#define IMLIB_ENABLE_LAPLACIAN
// Enable bilateral()
#define IMLIB_ENABLE_BILATERAL
// Enable linpolar()
#define IMLIB_ENABLE_LINPOLAR
// Enable logpolar()
#define IMLIB_ENABLE_LOGPOLAR
// Enable lens_corr()
#define IMLIB_ENABLE_LENS_CORR
// Enable rotation_corr()
#define IMLIB_ENABLE_ROTATION_CORR
// Enable phasecorrelate()
#if defined(IMLIB_ENABLE_ROTATION_CORR)
#define IMLIB_ENABLE_FIND_DISPLACEMENT
#endif
// Enable get_similarity()
#define IMLIB_ENABLE_GET_SIMILARITY
// Enable find_lines()
#define IMLIB_ENABLE_FIND_LINES
// Enable find_line_segments()
#define IMLIB_ENABLE_FIND_LINE_SEGMENTS
// Enable find_circles()
#define IMLIB_ENABLE_FIND_CIRCLES
// Enable find_rects()
#define IMLIB_ENABLE_FIND_RECTS
// Enable find_qrcodes() (14 KB)
#define IMLIB_ENABLE_QRCODES
// Enable find_apriltags() (64 KB)
#define IMLIB_ENABLE_APRILTAGS
#define IMLIB_ENABLE_APRILTAGS_TAG36H11
// Enable fine find_apriltags() - (8-way connectivity versus 4-way connectivity)
// #define IMLIB_ENABLE_FINE_APRILTAGS
// Enable high res find_apriltags() - uses more RAM
#define IMLIB_ENABLE_HIGH_RES_APRILTAGS
// Enable find_datamatrices() (26 KB)
#define IMLIB_ENABLE_DATAMATRICES
// Enable find_barcodes() (42 KB)
#define IMLIB_ENABLE_BARCODES
// Enable find_features() and built-in Haar cascades. (75KBs)
#define IMLIB_ENABLE_FEATURES
#define IMLIB_ENABLE_FEATURES_BUILTIN_FACE_CASCADE
//#define IMLIB_ENABLE_FEATURES_BUILTIN_EYES_CASCADE
// Enable Tensor Flow
#if !defined(CUBEAI)
#define IMLIB_ENABLE_TFLM
#define IMLIB_ENABLE_TFLM_BUILTIN_FOMO_FACE_DETECTION
#endif
// Enable AGAST.
#define IMLIB_ENABLE_AGAST
// Enable find_template()
#define IMLIB_FIND_TEMPLATE
// Enable find_lbp()
#define IMLIB_ENABLE_FIND_LBP
// Enable find_keypoints()
#if defined(IMLIB_ENABLE_FAST) || defined(IMLIB_ENABLE_AGAST)
#define IMLIB_ENABLE_FIND_KEYPOINTS
#endif
// Enable load, save and match descriptor
#define IMLIB_ENABLE_DESCRIPTOR
// Enable find_hog()
// #define IMLIB_ENABLE_HOG
// Enable selective_search()
// #define IMLIB_ENABLE_SELECTIVE_SEARCH
// Enable PNG encoder/decoder
#define IMLIB_ENABLE_PNG_ENCODER
#define IMLIB_ENABLE_PNG_DECODER
// Stereo Imaging
// #define IMLIB_ENABLE_STEREO_DISPARITY
#endif //__IMLIB_CONFIG_H__

View File

@ -1,30 +0,0 @@
include("$(MPY_DIR)/extmod/asyncio")
# Drivers
require("onewire")
require("ds18x20")
require("dht")
require("neopixel")
freeze ("$(OMV_LIB_DIR)/", "modbus.py")
freeze ("$(OMV_LIB_DIR)/", "pid.py")
freeze ("$(OMV_LIB_DIR)/", "bno055.py")
freeze ("$(OMV_LIB_DIR)/", "ssd1306.py")
freeze ("$(OMV_LIB_DIR)/", "tb6612.py")
freeze ("$(OMV_LIB_DIR)/", "vl53l1x.py")
freeze ("$(OMV_LIB_DIR)/", "machine.py")
freeze ("$(OMV_LIB_DIR)/", "display.py")
freeze ("$(OMV_LIB_DIR)/ml")
# Networking
require("ssl")
require("ntptime")
require("webrepl")
freeze ("$(OMV_LIB_DIR)/", "rpc.py")
freeze ("$(OMV_LIB_DIR)/", "rtsp.py")
freeze ("$(OMV_LIB_DIR)/", "mqtt.py")
freeze ("$(OMV_LIB_DIR)/", "requests.py")
# Utils
require("time")
require("logging")
freeze ("$(OMV_LIB_DIR)/", "mutex.py")

View File

@ -1,261 +0,0 @@
/*
* This file is part of the OpenMV project.
*
* Copyright (c) 2013-2024 Ibrahim Abdelkader <iabdalkader@openmv.io>
* Copyright (c) 2013-2024 Kwabena W. Agyeman <kwagyeman@openmv.io>
*
* This work is licensed under the MIT license, see the file LICENSE for details.
*
* Board configuration and pin definitions.
*/
#ifndef __OMV_BOARDCONFIG_H__
#define __OMV_BOARDCONFIG_H__
// Architecture info
#define OMV_BOARD_ARCH "OMV4 H7 PRO 32768 SDRAM" // 33 chars max
#define OMV_BOARD_TYPE "H7"
#define OMV_BOARD_UID_ADDR 0x1FF1E800 // Unique ID address.
#define OMV_BOARD_UID_SIZE 3 // Unique ID size in words.
#define OMV_BOARD_UID_OFFSET 4 // Bytes offset for multi-word UIDs.
// JPEG configuration.
#define OMV_JPEG_CODEC_ENABLE (1)
#define OMV_JPEG_QUALITY_LOW (50)
#define OMV_JPEG_QUALITY_HIGH (90)
#define OMV_JPEG_QUALITY_THRESHOLD (1920 * 1080 * 2)
// GPU Configuration
#define OMV_GPU_ENABLE (1)
// Image sensor drivers configuration.
#define OMV_OV2640_ENABLE (1)
#define OMV_OV5640_ENABLE (1)
#define OMV_OV5640_XCLK_FREQ (24000000)
#define OMV_OV5640_PLL_CTRL2 (0x64)
#define OMV_OV5640_PLL_CTRL3 (0x13)
#define OMV_OV5640_REV_Y_CHECK (1)
#define OMV_OV5640_REV_Y_FREQ (25000000)
#define OMV_OV5640_REV_Y_CTRL2 (0x54)
#define OMV_OV5640_REV_Y_CTRL3 (0x13)
#define OMV_OV5640_AF_ENABLE (0)
#define OMV_OV7725_ENABLE (1)
#define OMV_OV7725_PLL_CONFIG (0x41) // x4
#define OMV_OV7725_BANDING (0x7F)
#define OMV_OV9650_ENABLE (1)
#define OMV_MT9M114_ENABLE (1)
#define OMV_MT9V0XX_ENABLE (1)
#define OMV_LEPTON_ENABLE (1)
#define OMV_HM01B0_ENABLE (0)
#define OMV_PAG7920_ENABLE (1)
#define OMV_PAJ6100_ENABLE (1)
#define OMV_FROGEYE2020_ENABLE (1)
// FIR sensor drivers configuration.
#define OMV_FIR_MLX90621_ENABLE (1)
#define OMV_FIR_MLX90640_ENABLE (1)
#define OMV_FIR_MLX90641_ENABLE (1)
#define OMV_FIR_AMG8833_ENABLE (1)
#define OMV_FIR_LEPTON_ENABLE (0)
#define OMV_TOF_VL53L5CX_ENABLE (1)
// Debugging configuration.
#define OMV_WIFIDBG_ENABLE (1)
// UMM heap block size
#define OMV_UMM_BLOCK_SIZE 256
// USB IRQn.
#define OMV_USB_IRQN (OTG_HS_IRQn)
#define OMV_USB_ULPI (1)
#define OMV_USB_ULPI_DIR_PIN (&omv_pin_I11_OTG_HS)
#define OMV_USB_ULPI_STP_PIN (&omv_pin_C0_OTG_HS)
#define OMV_USB_ULPI_DIR_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()
//PLL1 48MHz for USB, SDMMC and FDCAN
#define OMV_OSC_PLL1M (6)
#define OMV_OSC_PLL1N (240)
#define OMV_OSC_PLL1P (2)
#define OMV_OSC_PLL1Q (20)
#define OMV_OSC_PLL1R (2)
#define OMV_OSC_PLL1VCI (RCC_PLL1VCIRANGE_2)
#define OMV_OSC_PLL1VCO (RCC_PLL1VCOWIDE)
#define OMV_OSC_PLL1FRAC (0)
// PLL2 200MHz for FMC and QSPI.
#define OMV_OSC_PLL2M (6)
#define OMV_OSC_PLL2N (100)
#define OMV_OSC_PLL2P (2)
#define OMV_OSC_PLL2Q (2)
#define OMV_OSC_PLL2R (2)
#define OMV_OSC_PLL2VCI (RCC_PLL2VCIRANGE_2)
#define OMV_OSC_PLL2VCO (RCC_PLL2VCOWIDE)
#define OMV_OSC_PLL2FRAC (0)
// PLL3P 160MHz for SPI123
// PLL3Q 80MHz for SPI6
// PLL3R 160MHz for ADC
#define OMV_OSC_PLL3M (6)
#define OMV_OSC_PLL3N (80)
#define OMV_OSC_PLL3P (2)
#define OMV_OSC_PLL3Q (4)
#define OMV_OSC_PLL3R (2)
#define OMV_OSC_PLL3VCI (RCC_PLL3VCIRANGE_2)
#define OMV_OSC_PLL3VCO (RCC_PLL3VCOWIDE)
#define OMV_OSC_PLL3FRAC (0)
// Clock Sources
#define OMV_OSC_PLL_CLKSOURCE RCC_PLLSOURCE_HSE
#define OMV_OSC_USB_CLKSOURCE RCC_USBCLKSOURCE_HSI48
#define OMV_OSC_RNG_CLKSOURCE RCC_RNGCLKSOURCE_HSI48
#define OMV_OSC_ADC_CLKSOURCE RCC_ADCCLKSOURCE_PLL3
#define OMV_OSC_SPI123_CLKSOURCE RCC_SPI123CLKSOURCE_PLL3
#define OMV_OSC_SPI6_CLKSOURCE RCC_SPI6CLKSOURCE_PLL3
// HSE/HSI/CSI State
#define OMV_OSC_LSE_STATE (RCC_LSE_BYPASS)
#define OMV_OSC_HSE_STATE (RCC_HSE_BYPASS)
#define OMV_OSC_HSI48_STATE (RCC_HSI48_ON)
// Flash Latency
#define OMV_FLASH_LATENCY (FLASH_LATENCY_2)
// Power supply configuration
#define OMV_PWR_SUPPLY (PWR_LDO_SUPPLY)
// Linker script constants (see the linker script template stm32fxxx.ld.S).
// Note: fb_alloc is a stack-based, dynamically allocated memory on FB.
// The maximum available fb_alloc memory = FB_ALLOC_SIZE + FB_SIZE - (w*h*bpp).
#define OMV_MAIN_MEMORY SRAM1 // Data/BSS memory
#define OMV_STACK_MEMORY ITCM // stack memory
#define OMV_STACK_SIZE (64K)
#define OMV_FB_MEMORY DRAM // Framebuffer, fb_alloc
#define OMV_FB_SIZE (20M) // FB memory: header + VGA/GS image
#define OMV_FB_ALLOC_SIZE (11M) // minimum fb alloc size
#define OMV_FB_OVERLAY_MEMORY AXI_SRAM // Fast fb_alloc memory.
#define OMV_FB_OVERLAY_SIZE (496K) // Fast fb_alloc memory size.
#define OMV_JPEG_MEMORY DRAM // JPEG buffer memory buffer.
#define OMV_JPEG_SIZE (1M) // IDE JPEG buffer (header + data).
#define OMV_VOSPI_MEMORY SRAM4 // VoSPI buffer memory.
#define OMV_VOSPI_SIZE (38K)
#define OMV_DMA_MEMORY SRAM3 // Misc DMA buffers memory.
#define OMV_DMA_MEMORY_D1 AXI_SRAM // Domain 1 DMA buffers.
#define OMV_DMA_MEMORY_D2 SRAM3 // Domain 2 DMA buffers.
#define OMV_DMA_MEMORY_D3 SRAM4 // Domain 3 DMA buffers.
#define OMV_CYW43_MEMORY FLASH_EXT // CYW43 firmware in external flash mmap'd flash.
#define OMV_CYW43_MEMORY_OFFSET (0x90F00000)// Last Mbyte.
#define OMV_GC_BLOCK0_MEMORY SRAM1 // Main GC block.
#define OMV_GC_BLOCK0_SIZE (196K)
#define OMV_SDRAM_SIZE (32 * 1024 * 1024) // This needs to be here for UVC firmware.
#define OMV_MSC_BUF_SIZE (2K) // USB MSC bot data
#define OMV_VFS_BUF_SIZE (1K) // VFS struct + FATFS file buffer (624 bytes)
#define OMV_FIR_LEPTON_BUF_SIZE (1K) // FIR Lepton Packet Double Buffer (328 bytes)
#define OMV_LINE_BUF_SIZE (11 * 1024) // Image line buffer round(2592 * 2BPP * 2 buffers).
// Memory map.
#define OMV_FLASH_ORIGIN 0x08000000
#define OMV_FLASH_LENGTH 2048K
#define OMV_DTCM_ORIGIN 0x20000000 // Note accessible by CPU and MDMA only.
#define OMV_DTCM_LENGTH 128K
#define OMV_ITCM_ORIGIN 0x00000000
#define OMV_ITCM_LENGTH 64K
#define OMV_SRAM1_ORIGIN 0x30000000
#define OMV_SRAM1_LENGTH 256K // SRAM1 + SRAM2 + 1/2 SRAM3
#define OMV_SRAM3_ORIGIN 0x30040000
#define OMV_SRAM3_LENGTH 32K
#define OMV_SRAM4_ORIGIN 0x38000000
#define OMV_SRAM4_LENGTH 64K
#define OMV_AXI_SRAM_ORIGIN 0x24000000
#define OMV_AXI_SRAM_LENGTH 512K
#define OMV_DRAM_ORIGIN 0xC0000000
#define OMV_DRAM_LENGTH 32M
// Flash configuration.
#define OMV_FLASH_FFS_ORIGIN 0x08020000
#define OMV_FLASH_FFS_LENGTH 128K
#define OMV_FLASH_TXT_ORIGIN 0x08040000
#define OMV_FLASH_TXT_LENGTH 1792K
#define OMV_FLASH_EXT_ORIGIN 0x90000000
#define OMV_FLASH_EXT_LENGTH 32M
// MDMA configuration
#define OMV_MDMA_CHANNEL_DCMI_0 (0)
#define OMV_MDMA_CHANNEL_DCMI_1 (1)
#define OMV_MDMA_CHANNEL_JPEG_IN (7) // in has a lower pri than out
#define OMV_MDMA_CHANNEL_JPEG_OUT (6) // out has a higher pri than in
// AXI QoS - Low-High (0:15) - default 0
#define OMV_AXI_QOS_MDMA_R_PRI 15 // Max pri to move data.
#define OMV_AXI_QOS_MDMA_W_PRI 15 // Max pri to move data.
// Enable additional GPIO ports
#define OMV_GPIO_PORT_F_ENABLE (1)
#define OMV_GPIO_PORT_G_ENABLE (1)
#define OMV_GPIO_PORT_H_ENABLE (1)
#define OMV_GPIO_PORT_I_ENABLE (1)
#define OMV_GPIO_PORT_J_ENABLE (1)
#define OMV_GPIO_PORT_K_ENABLE (1)
// Image sensor I2C configuration
#define OMV_CSI_I2C_ID (2)
#define OMV_CSI_I2C_SPEED (OMV_I2C_SPEED_STANDARD)
// FIR sensor I2C configuration
#define OMV_FIR_I2C_ID (1)
#define OMV_FIR_I2C_SPEED (OMV_I2C_SPEED_STANDARD)
// TOF sensor I2C configuration
#define TOF_I2C_ID (4)
#define TOF_I2C_SPEED (OMV_I2C_SPEED_STANDARD)
// IMU I2C configuration
#define IMU_I2C_ID (4)
#define IMU_I2C_SPEED (0x4030040B)
#define IMU_CHIP_LSM6DS3 (1)
#define OMV_IMU_X_Y_ROTATION_DEGREES (0)
#define OMV_IMU_MOUNTING_Z_DIRECTION (-1)
// Camera interface configuration
#define OMV_CSI_XCLK_SOURCE (XCLK_SOURCE_TIM)
#define OMV_CSI_XCLK_FREQUENCY (24000000)
#define OMV_CSI_TIM (TIM1)
#define OMV_CSI_TIM_PIN (&omv_pin_A8_TIM1)
#define OMV_CSI_TIM_CHANNEL (TIM_CHANNEL_1)
#define OMV_CSI_TIM_CLK_ENABLE() __TIM1_CLK_ENABLE()
#define OMV_CSI_TIM_CLK_DISABLE() __TIM1_CLK_DISABLE()
#define OMV_CSI_TIM_PCLK_FREQ() HAL_RCC_GetPCLK2Freq()
#define OMV_CSI_DMA_MEMCPY_ENABLE (1)
#define OMV_CSI_HW_CROP_ENABLE (1)
#define OMV_CSI_D0_PIN (&omv_pin_A9_DCMI)
#define OMV_CSI_D1_PIN (&omv_pin_A10_DCMI)
#define OMV_CSI_D2_PIN (&omv_pin_G10_DCMI)
#define OMV_CSI_D3_PIN (&omv_pin_G11_DCMI)
#define OMV_CSI_D4_PIN (&omv_pin_E4_DCMI)
#define OMV_CSI_D5_PIN (&omv_pin_D3_DCMI)
#define OMV_CSI_D6_PIN (&omv_pin_E5_DCMI)
#define OMV_CSI_D7_PIN (&omv_pin_E6_DCMI)
#define OMV_CSI_VSYNC_PIN (&omv_pin_G9_DCMI)
#define OMV_CSI_HSYNC_PIN (&omv_pin_A4_DCMI)
#define OMV_CSI_PXCLK_PIN (&omv_pin_A6_DCMI)
#define OMV_CSI_RESET_PIN (&omv_pin_C13_GPIO)
#define OMV_CSI_POWER_PIN (&omv_pin_I8_GPIO)
#define OMV_CSI_FSYNC_PIN (&omv_pin_D5_GPIO)
// Physical I2C buses.
// I2C bus 1
#define OMV_I2C1_ID (1)
#define OMV_I2C1_SCL_PIN (&omv_pin_B8_I2C1)
#define OMV_I2C1_SDA_PIN (&omv_pin_B9_I2C1)
// I2C bus 2
#define OMV_I2C2_ID (2)
#define OMV_I2C2_SCL_PIN (&omv_pin_H4_I2C2)
#define OMV_I2C2_SDA_PIN (&omv_pin_H5_I2C2)
// I2C bus 4
#define OMV_I2C4_ID (4)
#define OMV_I2C4_SCL_PIN (&omv_pin_B6_I2C4)
#define OMV_I2C4_SDA_PIN (&omv_pin_B7_I2C4)
#endif //__OMV_BOARDCONFIG_H__

View File

@ -1,27 +0,0 @@
MCU=STM32H743xx
CPU=cortex-m7
FPU=fpv5-sp-d16
PORT=stm32
HAL_DIR=hal/stm32/h7
HAL_INC='<stm32h7xx_hal.h>'
CMSIS_MCU_H='<stm32h743xx.h>'
CFLAGS_MCU=MCU_SERIES_H7
OMV_BOARD_EXTRA_CFLAGS=-DUSE_USB_HS
VECT_TAB_OFFSET=0x40000
MAIN_APP_ADDR=0x08040000
OMV_HSE_VALUE=24000000
DFU_DEVICE=0x0483:0xdf11
OMV_ENABLE_BL=1
OMV_ENABLE_UVC=1
MICROPY_PY_SENSOR = 1
MICROPY_PY_ULAB = 1
MICROPY_PY_WINC1500 = 0
MICROPY_PY_LWIP = 1
MICROPY_PY_NETWORK_CYW43 = 1
MICROPY_PY_BLUETOOTH = 1
MICROPY_BLUETOOTH_NIMBLE = 1
MICROPY_PY_DISPLAY = 1
MICROPY_PY_TV = 1
MICROPY_PY_BUZZER = 0
MICROPY_PY_TOF = 1
MICROPY_PY_IMU = 1

View File

@ -1,87 +0,0 @@
/*
* This file is part of the OpenMV project.
*
* Copyright (c) 2013-2022 Ibrahim Abdelkader <iabdalkader@openmv.io>
* Copyright (c) 2013-2022 Kwabena W. Agyeman <kwagyeman@openmv.io>
*
* This work is licensed under the MIT license, see the file LICENSE for details.
*
* Board configuration and pin definitions.
*/
#ifndef __OMV_BOOTCONFIG_H__
#define __OMV_BOOTCONFIG_H__
// Bootloader version.
#define OMV_BOOT_VERSION (0xABCD0003)
// Bootloader LED GPIO config.
#define OMV_BOOT_LED_PIN (GPIO_PIN_1)
#define OMV_BOOT_LED_PORT (GPIOA)
// OSC enable GPIO config.
#define OMV_BOOT_OSCEN_PIN (GPIO_PIN_1)
#define OMV_BOOT_OSCEN_PORT (GPIOH)
#define OMV_BOOT_OSCEN_CLK_ENABLE() __HAL_RCC_GPIOH_CLK_ENABLE()
// ULPI enable GPIO config.
#define OMV_BOOT_USBEN_PIN (GPIO_PIN_15)
#define OMV_BOOT_USBEN_PORT (GPIOC)
#define OMV_BOOT_USBEN_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()
// Flash layout for the bootloader.
// Flash FS sector, main FW sector, max sector.
#define OMV_BOOT_FLASH_LAYOUT {1, 2, 15}
// Flash configuration.
#define OMV_BOOT_FLASH_ORIGIN 0x08000000
#define OMV_BOOT_FLASH_LENGTH 128K
// QSPI Flash layout for the bootloader.
// First block, maximum block, block size in bytes.
#define OMV_BOOT_QSPIF_LAYOUT {0, 511, 64 * 1024}
// QSPI flash configuration for the bootloader.
#define OMV_BOOT_QSPIF_SIZE_BITS (25) // 2**25 == 32MBytes.
#define OMV_BOOT_QSPIF_SR_WIP_MASK (1 << 0)
#define OMV_BOOT_QSPIF_SR_WEL_MASK (1 << 1)
#define OMV_BOOT_QSPIF_READ_QUADIO_DCYC (6)
#define OMV_BOOT_QSPIF_PAGE_SIZE (0x100) // 256 bytes pages.
#define OMV_BOOT_QSPIF_NUM_PAGES (0x20000) // 131072 pages of 256 bytes
#define OMV_BOOT_QSPIF_SECTOR_SIZE (0x1000) // 4K bytes sectors.
#define OMV_BOOT_QSPIF_NUM_SECTORS (0x2000) // 8192 sectors of 4K bytes
#define OMV_BOOT_QSPIF_BLOCK_SIZE (0x10000) // 64K bytes blocks.
#define OMV_BOOT_QSPIF_NUM_BLOCKS (0x200) // 512 blocks of 64K bytes
#define OMV_BOOT_QSPIF_CLK_PIN (GPIO_PIN_10)
#define OMV_BOOT_QSPIF_CLK_PORT (GPIOF)
#define OMV_BOOT_QSPIF_CLK_ALT (GPIO_AF9_QUADSPI)
#define OMV_BOOT_QSPIF_CS_PIN (GPIO_PIN_6)
#define OMV_BOOT_QSPIF_CS_PORT (GPIOG)
#define OMV_BOOT_QSPIF_CS_ALT (GPIO_AF10_QUADSPI)
#define OMV_BOOT_QSPIF_D0_PIN (GPIO_PIN_11)
#define OMV_BOOT_QSPIF_D0_PORT (GPIOD)
#define OMV_BOOT_QSPIF_D0_ALT (GPIO_AF9_QUADSPI)
#define OMV_BOOT_QSPIF_D1_PIN (GPIO_PIN_12)
#define OMV_BOOT_QSPIF_D1_PORT (GPIOD)
#define OMV_BOOT_QSPIF_D1_ALT (GPIO_AF9_QUADSPI)
#define OMV_BOOT_QSPIF_D2_PIN (GPIO_PIN_2)
#define OMV_BOOT_QSPIF_D2_PORT (GPIOE)
#define OMV_BOOT_QSPIF_D2_ALT (GPIO_AF9_QUADSPI)
#define OMV_BOOT_QSPIF_D3_PIN (GPIO_PIN_13)
#define OMV_BOOT_QSPIF_D3_PORT (GPIOD)
#define OMV_BOOT_QSPIF_D3_ALT (GPIO_AF9_QUADSPI)
#define OMV_BOOT_QSPIF_CLK_ENABLE() __HAL_RCC_QSPI_CLK_ENABLE()
#define OMV_BOOT_QSPIF_CLK_DISABLE() __HAL_RCC_QSPI_CLK_DISABLE()
#define OMV_BOOT_QSPIF_FORCE_RESET() __HAL_RCC_QSPI_FORCE_RESET()
#define OMV_BOOT_QSPIF_RELEASE_RESET() __HAL_RCC_QSPI_RELEASE_RESET()
#endif //__OMV_BOOTCONFIG_H__

View File

@ -1,34 +0,0 @@
OMV_GPIO_DEFINE(A, 4, AF13, DCMI)
OMV_GPIO_DEFINE(A, 6, AF13, DCMI)
OMV_GPIO_DEFINE(A, 8, AF1, TIM1)
OMV_GPIO_DEFINE(A, 9, AF13, DCMI)
OMV_GPIO_DEFINE(A, 10, AF13, DCMI)
OMV_GPIO_DEFINE(A, 11, NONE, GPIO)
OMV_GPIO_DEFINE(A, 12, AF5, SPI2)
OMV_GPIO_DEFINE(A, 15, AF7, SPI6)
OMV_GPIO_DEFINE(B, 6, AF6, I2C4)
OMV_GPIO_DEFINE(B, 7, AF6, I2C4)
OMV_GPIO_DEFINE(B, 8, AF4, I2C1)
OMV_GPIO_DEFINE(B, 9, AF4, I2C1)
OMV_GPIO_DEFINE(C, 0, AF10, OTG_HS)
OMV_GPIO_DEFINE(C, 1, AF5, SPI2)
OMV_GPIO_DEFINE(C, 2, AF5, SPI2)
OMV_GPIO_DEFINE(C, 5, NONE, GPIO)
OMV_GPIO_DEFINE(C, 6, NONE, GPIO)
OMV_GPIO_DEFINE(C, 7, NONE, GPIO)
OMV_GPIO_DEFINE(C, 13, NONE, GPIO)
OMV_GPIO_DEFINE(D, 3, AF13, DCMI)
OMV_GPIO_DEFINE(D, 5, NONE, GPIO)
OMV_GPIO_DEFINE(E, 4, AF13, DCMI)
OMV_GPIO_DEFINE(E, 5, AF13, DCMI)
OMV_GPIO_DEFINE(E, 6, AF13, DCMI)
OMV_GPIO_DEFINE(G, 9, AF13, DCMI)
OMV_GPIO_DEFINE(G, 10, AF13, DCMI)
OMV_GPIO_DEFINE(G, 11, AF13, DCMI)
OMV_GPIO_DEFINE(G, 12, AF5, SPI6)
OMV_GPIO_DEFINE(G, 13, AF5, SPI6)
OMV_GPIO_DEFINE(G, 14, AF5, SPI6)
OMV_GPIO_DEFINE(H, 4, AF4, I2C2)
OMV_GPIO_DEFINE(H, 5, AF4, I2C2)
OMV_GPIO_DEFINE(I, 8, NONE, GPIO)
OMV_GPIO_DEFINE(I, 11, AF10, OTG_HS)

View File

@ -1,16 +0,0 @@
/*
* This file is part of the OpenMV project.
* Copyright (c) 2013-2016 Kwabena W. Agyeman <kwagyeman@openmv.io>
* This work is licensed under the MIT license, see the file LICENSE for details.
*
* Ulab config file.
*
*/
#ifndef __ULAB_CONFIG_H__
#define __ULAB_CONFIG_H__
// Override ulab defaults here.
#define ULAB_MAX_DIMS (4)
#define ULAB_SUPPORTS_COMPLEX (0)
#define ULAB_SCIPY_HAS_OPTIMIZE_MODULE (1)
#define ULAB_SCIPY_HAS_SPECIAL_MODULE (0)
#endif //__ULAB_CONFIG_H__