On the STM32N6 the DMA memory meant to be used with the SPI bus is in the low-performance memory domain. Moving the DMA buffers and linked list buffers there reduces the AHB cycle time by the DMA controller making it more stable.
Signed-off-by: iabdalkader <i.abdalkader@gmail.com>