openmv/lib
Kwabena W. Agyeman 30da5a062f lib/stai: Fix STAI NPU memory allocation.
The ST Neural ART code generator marks the HyperRAM mpool as cacheable
(CACHEABLE_ON), which causes the NPU stream engines to issue cacheable
accesses. However, the N6 memory subsystem does not support cacheable
accesses to internal memories, only external ones. Because of this,
relocating the HyperRAM region to internal memory results in invalid
access behavior: only base addresses are updated during relocation, not
the cacheable attributes.

In short, buffers generated for HyperRAM must remain in external memory.
Marking HyperRAM as non-cacheable is a possible workaround, but may
reduce performance if buffers are placed in AXI RAM instead.

Forcing the ext_ram_sz allocation to 1MB ensures that the ext_ram_sz
is allocated in SDRAM.
2025-11-01 18:28:22 -07:00
..
alif ports/alif: Implement hardware accelerated CRC. 2025-09-11 22:08:58 +02:00
cmsis lib/cmsis: Fix cmsis compile time constant folding. 2025-08-18 13:33:25 -07:00
haar misc: Restructure repo. 2025-04-13 08:28:34 +02:00
imlib scripts/unittest: Fix line_segments. 2025-10-27 23:15:00 +01:00
libpdm misc: Restructure repo. 2025-04-13 08:28:34 +02:00
micropython@46b10ee22a lib/micropython: Update submodule. 2025-10-15 17:12:53 +02:00
mimxrt misc: Refactor Makefiles. 2025-04-15 18:54:04 +02:00
models boards: Add YOLOV8 person detector. 2025-10-24 20:35:10 -07:00
nrfx misc: Refactor Makefiles. 2025-04-15 18:54:04 +02:00
openpdm misc: Restructure repo. 2025-04-13 08:28:34 +02:00
stai lib/stai: Fix STAI NPU memory allocation. 2025-11-01 18:28:22 -07:00
stm32 lib/stm32/n6: Fix default tick priority. 2025-08-15 19:20:46 +02:00
tflm lib/tflm: Add manual profiling instrumentation. 2025-08-24 16:57:15 +02:00
tinyusb@5dc2f5d47f misc: Restructure repo. 2025-04-13 08:28:34 +02:00